The constraints defined in this section are implemented in the XDC for the example designs delivered with the core. Sections from the XDC are copied into the following descriptions to serve as examples and should be studied with the HDL source code for the example design. For more information, see the 7 Series FPGAs GTX/GTH Transceivers User Guide (UG476) [Ref 5] .