Because of the number of clock domains, the reset structure is not simple and involves several separate reset regions, with the number of regions being dependent upon the particular parameterization of the core. The following figure shows the most common reset structure for the core.
Figure 1. Reset Structure
