Memory-mapped access to kernels and memory resources Access to AXI4-Stream resources using Stream Traffic Manager (STM) IP core model Models interface to communicate with OpenCL and Xilinx Runtime (XRT) APIs on the host side.