| AMD LogiCORE™ IP Facts Table | |
|---|---|
| Core Specifics | |
| Supported Device Family 1 |
AMD Zynq™
UltraScale+™ RFSoC DFE AMD UltraScale+™ Families AMD UltraScale™ Architecture AMD Zynq™ UltraScale+™ Devices 7 series FPGAs |
| Supported User Interfaces | AXI4-Stream, AXI4-Lite |
| Provided with Core | |
| Design Files | Encrypted RTL |
| Example Design | Not Provided |
| Test Bench | VHDL |
| Constraints File | AMD Vivado™ XDC |
| Simulation Model |
VHDL and Verilog Structural Simulation Model MATLAB® Model available |
| Supported S/W Driver | CFR Reference Design available at https://www.xilinx.com/products/intellectual-property/ef-di-pc-cfr.html |
| Tested Design Flows 2 | |
| Design Entry | AMD Vivado™ Design Suite |
| Simulation | For supported simulators, see the Vivado Design Suite User Guide: Release Notes, Installation, and Licensing (UG973). |
| Synthesis | Vivado Synthesis |
| Support | |
| Release Notes and Known Issues | Master Answer Record: 54486 |
| All Vivado IP Change Logs | Master Vivado IP Change Logs: 72775 |
| Support | |
|
|