A 300 MHz user reference clock is generated by the clock generator and connected directly to FPGA bank 65.