A 300 MHz DDR4 reference clock is generated by the clock generator and connected directly to FPGA bank 67.