The AMD Vivado™ tools I/O pin planner helps to constrain general purpose I/O. The pin planner provides designers with die and package visibility to ensure that optimal pin planning is achieved the first time. A design can be created for pin planning to determine I/O compatibility across devices, analyze SSO, manage package trace delays, and optimize placement based on intended data flow.