This section describes how to convert the Altera Synopsys® design constraint (SDC) files to the AMD design constraints (XDC) files. It identifies the timing constraints that can be used as is, and others that need a slight modification, and finally the timing constraints that need a complete rewrite. It is assumed that you are familiar with static timing analysis, as well as the SDC standard.