Synthesis - UG1192

AMD Design Conversion for Altera FPGAs and SoCs Methodology Guide (UG1192)

Document ID

UG1192

Release Date

2025-07-15

Revision

3.0.1 English

Synthesis is the process of transforming an RTL-specified design into a gate-level representation.