Designers using the Vivado IP integrator can build memory structures in their block design by using the built-in IP in the IP catalog. The embedded FIFO generator IP and the embedded memory generator IP can be configured to use either block RAM or UltraRAM to build the necessary structures.
Figure 1. Embedded FIFO Generator IP
Figure 2. Embedded Memory Generator IP
