See the Design Closure section of the UltraFast Design Methodology Guide for FPGAs and SoCs (UG949) for a detailed discussion of clock constraints, grouping, and timed vs. untimed paths. To avoid timing closure issues, it is critical to define clock constraints properly.