In addition to the vector registers, there are 4 x 128-bit mask registers (Q0 to Q3) used for sparsity.