The following figure shows the CMN coherency environment.
Figure 1. System Cache Coherency System Diagram
Note: The figure shows example sets of APU and
RPU clusters with system caches and on-chip memory. For device-specific features,
such as APU cluster configuration, RPU cluster configuration, cache, and on-chip
memory details, see the
Versal
Architecture and Product Data Sheet: Overview (DS950).