The following figure shows the APU system interconnect diagram.
Figure 1.
APU
Cache Coherent Block Diagram
Note: The figure shows an example set of APU
clusters with system caches. For device-specific features, such as APU cluster
configuration and cache details, see the
Versal
Architecture and Product Data Sheet: Overview (DS950).