PL_EQ_ADAPT_DISABLE_COEFF_CHECK (CPM4_PCIE0_ATTR) Register Description
| Register Name | PL_EQ_ADAPT_DISABLE_COEFF_CHECK |
|---|
| Offset Address | 0x0000000168 |
|---|
| Absolute Address |
0x00FCA50168 (CPM4_PCIE0_ATTR)
|
|---|
| Width | 32 |
|---|
| Type | rwNormal read/write |
|---|
| Reset Value | 0x00000000 |
|---|
| Description | Disable checks on Received Coefficients: When set to TRUE, received coefficient cheking is disabled (no rejection) during EQ Phase-3 for EP and EQ Phase-2 for RP. Bit0 if for Gen3 operation, Bit1 is for Gen4 operation. |
|---|
This register should only be written to during reset of the PCIe block
PL_EQ_ADAPT_DISABLE_COEFF_CHECK (CPM4_PCIE0_ATTR) Register Bit-Field Summary
| Field Name | Bits | Type | Reset Value | Description |
|---|
| attr | 1:0 | rwNormal read/write | 0x0 | attr |