IRQ_BLOCK_CHANNEL_INTERRUPT_ENABLE_MASK (CPM4_XDMA_CSR) Register Description
| Register Name | IRQ_BLOCK_CHANNEL_INTERRUPT_ENABLE_MASK |
|---|---|
| Offset Address | 0x0000002010 |
| Absolute Address | 0x00E1002010 (CPM4_XDMA_CSR) |
| Width | 32 |
| Type | mixedMixed types. See bit-field details. |
| Reset Value | 0x00000000 |
| Description | IRQ_BLOCK_CHANNEL_INTERRUPT_ENABLE_MASK |
IRQ_BLOCK_CHANNEL_INTERRUPT_ENABLE_MASK (CPM4_XDMA_CSR) Register Bit-Field Summary
| Field Name | Bits | Type | Reset Value | Description |
|---|---|---|---|---|
| Reserved | 31:8 | roRead-only | 0x0 | reserved |
| channel_int_emask | 7:0 | rwNormal read/write | 0x0 | channel_int_enmask Engine Interrupt Enable Mask. H2C and C2H bits are packed. One bit per read or write engine. 0: Prevents an interrupt from being generated when interrupt source is asserted. The position of the H2C bits always starts at bit 0. The position of the C2H bits is the index above the last H2C index, and therefore depends on the NUM_H2C_CHNL parameter. 1: Generates an interrupt on the rising edge of the interrupt source. If the enmask bit is set and the source is already set, an interrupt is also be generated. |