The CCI core registers are summarized in the following table.
| Register Name | Access Type | Description |
|---|---|---|
| APB_ERR_CTRL | RW | APB transaction error signal enable |
|
WTC |
APB address decode error and event counter overflow interrupts | |
| CCI_MISC_CTRL | RW | CoreSight™ debug enables invasive/secure |