- Internal input delay support of at least 3.6 ns when cascaded with the output delay or at least 1.8 ns when not cascaded
- Internal delay support of at least 1.8 ns on output
- Each bank has a digital PLL (DPLL)
- Static clock insertion delay compensation block through DLL (ZHOLD)