Here is a quick video of how the block design look like after running the linker. There are a few important points to note:
The AI Engine is configured and you can see the data ports added to the AI Engine
A VitisRegion block design is added into the design
The VitisRegion gets added by the Vitis Linker that includes the HLS/PL kernels
Changes in noc_ddr4 interfaces