Another very useful feature is the ability to debug between the hardware and software domains. To demonstrate this, I created a very simple hardware design in Vivado 2023.2 with an AXI GPIO and System ILA with Slot0 on the AXI Interface. I will enable the cross triggering between a System ILA in the PL that will cause a breakpoint on my processor.