Throughput and Latency measurements for fft32_dsplib_ssr Design - 2025.1 English - XD100

Vitis Tutorials: AI Engine Development (XD100)

Document ID
XD100
Release Date
2025-08-25
Version
2025.1 English

With the REPEAT parameter set to 128, the throughput and latency as measured using Vitis Analyzer are shown to be 8.631 μs and 9.52 μs, respectively, in the following figures. This throughput level is equivalent to 128*32/8.631e-6 = 474 Msps. This can be compared to the other FFT-32 designs in the previous table.

figure

figure


Copyright © 2020–2025 Advanced Micro Devices, Inc.

Terms and Conditions