The following figure shows the Vitis Analyzer trace for the \(N=16\) DFT design, where throughput is measured by identifying the total time taken to process 8192 samples in a single kernel invocation. The design achieves a throughput of 7.635 μs or 8192 / 7.635 μs = 1073 Msps. This throughput rate is achieved on each of the designs eight PLIOs, indicating the design achieves its SSR=8 objective.
Copyright © 2020–2025 Advanced Micro Devices, Inc.