The following figure gives the resource utilization of the design. The design fits into a 4 x 6 grid of tiles and utilizes eight memory tiles for shared buffers.