The resource utilization of the design is given in the following figure. The design fits into a 4 x 6 grid of tiles and utilizes eight memory tiles for shared buffers.