In this part, the design from Part 1 is replicated but the AXI4S_Counter and the dummy Sink used in the previous part are now instantiated in an RTL top-level, which also instantiates the Block Design that contains the AI Engine. As the V++ linker is only able to work inside a BD, add an IP block inside it to which the linker can connect.