Through the control path (highlighted in blue in the block diagram), CIPS block requests data from specific addresses to be sent from the data master modules to the AI Engine. The data master modules then send data at the requested address through an AXI4-Stream interface to the AI Engine. The AI Engine receives its downlink input data matrices, downlink input coefficient data, uplink input data matrices, and uplink input coefficient data this way. The PL masters must follow a defined execution flow.