The following diagram shows the floorplan view of the MNIST ConvNet classifier. Placement constraints place the compute tiles in the top row of tiles and the weight delivery tiles in the lower row of tiles. The design uses memory tiles for layer I/O ordering and zero padding as outlined in more detail in the following section.