IFFT-2D System Partitioning - 2025.1 English - XD100

Vitis Tutorials: AI Engine Development (XD100)

Document ID
XD100
Release Date
2025-08-25
Version
2025.1 English

In this tutorial, we explore the use of 2D IFFT IP to implement a 4K-pt IFFT @ 2 GSPS. The resources span AIE + PL. To learn more about this IP, refer to Vitis Libraries - 2D FFT/IFFT Vitis subsystem.

The IP offers two modes to implement the IFFT set via VSS_MODE parameter: Mode 1 and Mode 2.

Mode 1 implements the row and column transforms in AI Engine while implementing the tranpose operations in PL.

figure10

Mode 2 splits the IFFT into a front section mapped to AI Engine and a back section mapped to PL. This architecture results in less memory requirements in PL but requires some DSPs.

figure10