In this section we are doing some cosmetic changes to be able to implement multiple times the same filter with different names for the input and output data.
The 2 instances, G1 and G2, will span from column 15 to 22 and from column 25 to 32.
We will use this design to check in hardware the latency and throughput at some PLIO ports.