This section implements cosmetic changes that enable multiple implementations of the same filter with different names for the input and output data.
The two instances, G1 and G2, span from column 15 to 22 and from column 25 to 32.
Use this design to check in hardware the latency and throughput at some PLIO ports.