The following figure summarizes the AI Engine and PL resources required to implement the design in the VE3858 device on the VEK385 eval board. The design is using 17 AI Engine tiles for compute, placed in a 4x6 arrangement. Minimal PL resources are used since this is an AI Engine only design with data transfer happening from/to DDR over NoC.