Every platform must declare at least one general purpose AXI master port (M_AXI_GP). For the 16 AXI SmartConnects, 15 M_AXI_GP interfaces are declared. Additionally, M_AXI_NoC is a control interface on the NoC. The Vitis linker uses these interfaces to connect the PL kernels to the platform.