AI Engine to PL to DDR Memory - AI Engine to PL to DDR Memory - 2025.2 English - XD100

After the RTP update sends, you can start to see output data writing to DDR memory. In this design, the AI Engine is sending data from the S00_AXIS interface and getting it to the s2mm kernel. This kernel is a FIFO written in HLS and writes the output to DDR memory.

1. To view these signals run the following command.

   source ../../../../tcl/aie_to_ddr.tcl
   

   Expand S2MM and You should see something similar to the following figure.

   

   Notice the transactions in green are slightly ahead of the tan. This means those signals are going first. The datapath is the AI Engine kernel to the interface tile, then to the AIENGINE/M00_AXIS interface. Notice how AIENGINE/M00_AXIS and S2MM/s interfaces match, meaning they are connected. The same applies to the S2MM/m_axi_gmem and the DDR4/S00_AXI interfaces on the noc_ddr4 IP.

   After the data is stored into DDR memory, the host application can then access it.

2. Expand the CIPS_NOC group. The last transactions on the cips_noc_0_M00_AXI_tlm and the cips_noc_0_S00_AXI_tlm interfaces as shown in the following screenshot. This is the host application reading the data that was stored by the s2mm kernel.

   

   Zoom in and you should see the following.

   

3. When emulation completes, close the XSIM GUI. This closes the QEMU and the emulation. Discard the waveform at the pop-up prompt.

4. Navigate back to the terminal that launched emulation.