Description - Description

This issue impacts SU10P, SU25P, and SU35P designs using 2025.2 Vivado.

When design paths use specific interconnect resources that cross rclk and term tiles, Vivado may report meeting timing and performance. However, such paths can still fail in silicon, particularly when the reported setup slack is marginal or very small.