Resets - Resets - 4.0 English - PG332

Xilinx Embedded RDMA Enabled NIC LogiCORE IP Product Guide (PG332)

Document ID
PG332
Release Date
2022-12-02
Version
4.0 English

The ERNIC IP requires two active-Low resets that are synchronized to the two clock domains, respectively.