This module maintains separate buffers in RX path and generates PFC control signals as per the programmable full conditions of those buffers. Similarly in TX path, it also has two separate buffers for RoCE and non-RoCE. On the assertion of any Pause signals, the module will stop reading from the buffer.