This section provides information about any changes to the user logic or port designations between core versions.
For detailed changes, please see the Change Log of Zynq UltraScale+ MPSoC IP.
This section provides information about any changes to the user logic or port designations between core versions.
For detailed changes, please see the Change Log of Zynq UltraScale+ MPSoC IP.