The controller is configured for different memory settings at run-time while the DDR controller is in reset. Typically, this is used in DIMM topologies by reading the DRAM configuration from the DIMM SPD EEPROM via a I2C peripheral. For more information, see Answer Record: 75768 .