Native Video Interface - 3.1 English

HDMI 1.4/2.0 Receiver Subsystem Product Guide (PG236)

Document ID
Release Date
3.1 English

The following table shows the signals for the native video interface. This interface is a standard video interface and runs at the video_clk clock rate. The data width is user-configurable in the Vivado IDE by setting Max Bits Per Component (BPC) and Number of Pixels Per Clock on Video Interface (PPC).

Table 1. Native Video Interface
Name I/O Width Description
video_clk 1 I 1 Video clock
VIDEO_OUT_field O 1 Field ID (only for interlaced video)
VIDEO_OUT_active_video O 1 Active video
VIDEO_OUT_data O video_data_width 3 Data
VIDEO_OUT_hsync O 1 Horizontal sync
VIDEO_OUT_vsync O 1 Vertical sync
  1. video_clk is generated by the Video PHY Controller /HDMI GT Subsystem.
  2. When native video interface is selected, s_axis_video_aclk and s_axis_video_aresetn are removed from the HDMI 1.4/2.0 RX Subsystem interface ports.
  3. video_data_width = 3*BPC*PPC.
  4. When native video interface is selected, there is no hardware reset.