Review the master clock used to define the generated clock. There must be a physical path between the master clock and the generated clock. If such a path exists, verify that all timing arcs along it are enabled and that rising and falling clock edges can propagate.