Review the clocking topology and timing constraints to ensure that only one clock propagates to the MMCM, XPLL, or DPLL deskew pin.
Review the clocking topology and timing constraints to ensure that only one clock propagates to the MMCM, XPLL, or DPLL deskew pin.