Provide the appropriate physically or logically exclusive clock group constraint between the clocks generated on the source pin based on the clock tree topology. For more information, see Constraining Exclusive Clock Groups in UltraFast Design Methodology Guide for FPGAs and SoCs (UG949).