Tie the CLR pins of both parallel BUFGCE_DIV buffers to the same signal or ensure they are driven by the same logic. Use safe clock startup reset circuitry for consistent operation in hardware. This can be enabled in the Clocking Wizard IP. For more details, refer to Synchronous CDC in the UltraFast Design Methodology Guide for FPGAs and SoCs (UG949).