If the paths between the master clock and the auto-derived clock are expected to be synchronous, review the DPLL settings and connectivity to use the correct deskew configuration. If the clocks are asynchronous, ensure that the crossing has proper synchronization circuitry in the destination clock domain.