A max delay datapath only constraint has been detected on the input of
latch <pin_name> (see constraint position
<position> in the Timing Constraint window in the Vivado IDE). This constraint is typically used on
asynchronous clock domain crossings and can trigger unrealistic latch time borrowing
which impacts the QoR of the downstream timing paths.