To prevent potential logic reconvergence inside the destination clock domain, which could lead to hardware failures, avoid fanout on clock domain crossing paths. A signal can only fan out within the destination clock domain after it passes through synchronization logic.