This check ensures that inter-clock domain paths constrained with timing exceptions use safe asynchronous CDC circuitry. For more information on recognized safe topologies, see Report Clock Domain Crossings.
This check ensures that inter-clock domain paths constrained with timing exceptions use safe asynchronous CDC circuitry. For more information on recognized safe topologies, see Report Clock Domain Crossings.