For accurate bus skew timing analysis, ensure that the sequential elements specified in
the set_bus_skew constraint are driven by only one source clock and one
destination clock. Involving multiple clocks can produce unreliable timing results.