A primary clock must be defined at the source of the clock tree. For example, this is typically the input port of the design. When a primary clock is defined downstream and overrides the incoming clock definition, timing analysis becomes inaccurate because it ignores the insertion delay before the redefined primary clock source point. This prevents correct skew computation and can result in incorrect timing analysis, which can lead to hardware failures.