When a clocking topology uses clocks derived from parallel MMCMs or PLLs, the clock
domain crossing is only safe to time if the clock divider
(DIVCLK_DIVIDE) of each CMB is set to 1. Any other value removes
the phase relationship between the parallel CMBs, making the clock domain crossing
asynchronous.